



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/606,954	06/27/2003	Kenichi Osada	500.38532CX1	8677
20457	7590	04/14/2005	EXAMINER	
ANTONELLI, TERRY, STOUT & KRAUS, LLP 1300 NORTH SEVENTEENTH STREET SUITE 1800 ARLINGTON, VA 22209-3873			NADAV, ORI	
			ART UNIT	PAPER NUMBER
			2811	

DATE MAILED: 04/14/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/606,954	OSADA ET AL	
	Examiner	Art Unit	
	ori nadav	2811	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
 - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
 - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
 - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 25 January 2005.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 19-27 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 19-22 and 24-27 is/are rejected.
- 7) ☒ Claim(s) 23 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 19-22 and 24-27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hara et al. (5,930,163) in view of Minami et al. (5,072,286) and Oda et al. (5,710,438).

Regarding claims 1 and 16, Hara et al. teach in figure 1 and related text (column 5, line 58 to column 6, line 65) an SRAM memory device comprising
a first and a second bit line;
a first word line; and
a memory cell having a first inverter including a first N-channel MOS transistor TN1 and a first P-channel MOS transistor TP1, a second inverter (figure 16 and column 8, lines 30-34) including a second N-channel MOS transistor TN2 and a second P-channel MOS transistor TP2 with an input terminal being coupled to an output terminal of said first inverter and with an output terminal being coupled to an input terminal of said first inverter, a third N-channel MOS transistor having a source/drain path coupled between the output terminal of said first inverter and the first bit line, and a fourth N-channel MOS transistor having a source/drain path coupled between the output terminal of said second inverter and the second bit line;

Art Unit: 2811

wherein said first and third N-channel MOS transistors TN1, TN3 are formed in a first P-type well region,

wherein said second and fourth N-channel MOS transistors TN2, TN4 are formed in a second P-type well region,

wherein said first and second P-channel MOS transistors TP1, TP2 are formed in an N-type well region which is located between said first and second P-type well regions,

wherein said first P-type well region includes a first diffusion layer and said N-type well region includes second and third diffusion layers,

wherein a boundary of said first P-type well region and said N-type well region extends in said first direction (column 4, lines 53-57 and column 6, lines 39-45),

wherein said input terminal of said first inverter is a first gate electrode commonly belonging to said first N-channel MOS transistor and said first P-channel MOS transistor (figure 16),

wherein said input terminal of said second inverter is a second gate electrode commonly belonging to said second N-channel MOS transistor and said second P-channel MOS transistor (figure 16),

wherein said first and second gate electrodes are connected to said second and third diffusion layers via silicide in first and second connect regions, respectively, and

wherein both of said first and second connect regions are formed in said N-type well region.

Hara et al. do not teach in figure 1 an isolation layer defining an outer shape of said first diffusion layer and extends along substantially the entirety of each of the longitudinal sides of said first diffusion layer, and is substantially linearly symmetric relative to a line extending in a first direction through said first P-type well region, and first and second

Art Unit: 2811

gate electrodes are connected to said second and third diffusion layers via silicide in first and second connect regions.

Minami et al. teach in figures 4 and 6B an isolation layer 101, 102 extending along the entirety of each of the longitudinal sides of the diffusion layer 25.

Oda et al. teach in figure 1 and related text first and second gate electrodes are connected to said second and third diffusion layers via silicide 6B in first and second connect regions,

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to form an isolation layer defining an outer shape of said first diffusion layer and extends along substantially the entirety of each of the longitudinal sides of said first diffusion layer, and is substantially linearly symmetric relative to a line extending in a first direction through said first P-type well region and to connect said first and second gate electrodes to said second and third diffusion layers via silicide in first and second connect regions, in Hara et al.'s device in order to provide better electrical isolation to the diffusion layer, and in order to reduce the contact resistance of the device, respectively. Note that forming an isolation layer along the entirety of each of the longitudinal sides of the diffusion layer in Hara et al.'s device does not prevent from the additional diffusion region to be formed adjacent to diffusion layer ND1, below the surface of the semiconductor substrate.

Regarding claim 20, Hara et al. teach in figure 1 an outer shape of the diffusion layer ND1 in the first P type well being a combination of rectangles having identical widths, rendering them indistinguishable from each other, and thus combined to a rectangle having even sides.

Regarding claims 21, 22 and 24, Hara et al. teach in figure 2 first and second bit lines BL lie between a first power supply line Vdd and first and second ground lines GND (upper and lower ground lines), respectively, and first and second ground lines are coupled to the sources of the TN1 and TN2, respectively (figure 16), wherein a first bit line, first power supply line and first and second ground lines are formed metal layers having the same level at the same metalization level (figure 2 and column 5, line 66 to column 6, line 1), and wherein the first word line lies in a metalization level between the substrate and the first and second bit lines.

Regarding claim 25, Hara et al. teach in figure 1 and related text (column 3, lines 54-65) a first polycrystalline silicon lead layer for use as the gate of the third N-channel MOS transistor TN3 and a second polycrystalline silicon lead layer for use as the gate of the first P-channel MOS transistor TP1 and also as the gate of the first N-channel MOS transistor are disposed in parallel to each other (figure 2 and column 6, lines 12-18), wherein a third polycrystalline silicon lead layer for use as the gate of the fourth N-channel MOS transistor TN2 and a fourth polycrystalline silicon lead layer for use as the gate of the second N-channel MOS transistor and also as the gate of the second P-channel MOS transistor TP2 are disposed in parallel to each other, and wherein the first and third polycrystalline silicon lead layers are connected via a contact to a second layer of a metal lead layer constituting the first word line.

Regarding claim 27, prior art teaches wherein the diffusion layer formed in said N-type well region or P-type region has its planar shape of a combined form as resulting from combination of a first rectangle having long sides in the elongate direction of boundary lines of said N-type well region and said first and second P-type well regions along with

Art Unit: 2811

a short side of a first length and a second rectangle having long sides in the elongate direction of the boundary lines of said N-type well region and said first and second P-type well regions along with a short side of a second length, the combination being in the elongate direction of said boundary lines.

Allowable Subject Matter

Claim 23 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Response to Arguments

Applicant's arguments with respect to claims 19-22 and 24-27 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the

Art Unit: 2811

shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Papers related to this application may be submitted to Technology center (TC) 2800 by facsimile transmission. Papers should be faxed to TC 2800 via the TC 2800 Fax center located in Crystal Plaza 4, room 4-C23. The faxing of such papers must conform with the notice published in the Official Gazette, 1096 OG 30 (November 15, 1989). The Group 2811 Fax Center number is (703) 308-7722 and 308-7724. The Group 2811 Fax Center is to be used only for papers related to Group 2811 applications.

Any inquiry concerning this communication or any earlier communication from the Examiner should be directed to *Examiner Nadav* whose telephone number is **(571) 272-1660**. The Examiner is in the Office generally between the hours of 7 AM to 4 PM (Eastern Standard Time) Monday through Friday.

Any inquiry of a general nature or relating to the status of this application should be directed to the **Technology Center Receptionists** whose telephone number is **308-0956**



O.N.
4/11/05

ORI NADAV
PRIMARY EXAMINER
TECHNOLOGY CENTER 2800